

FIG. 1

CYCLE	TRANSLATE	REGISTER	ADDRESS
1	INST_1	--	--
2	INST_2	MIC_1.1	--
3	INST_3	MIC_2.1, MEP_2	MIC_1.1
4	--	MIC_2.2	MIC_2.1
5	--	MIC_2.3	MIC_2.2
6	--	***	MIC2.3
7	--	MIC_2.4	***
8	--	MIC_2.5	MIC_2.4
9	--	MIC_3.1	MIC_2.5
10	--	--	MIC_3.1

FIG. 2




FIG. 3




FIG. 4

The diagram illustrates a memory access sequence. A horizontal arrow points from left to right, representing the sequence of operations. Above the arrow, the number '500' is written, indicating a time delay. A curly brace is positioned to the right of the arrow, spanning from the end of the first cycle to the start of the ninth cycle. The text 'ROM ACCESS DELAY' is written next to the brace, indicating the duration of the delay.

CYCLE	TRANSLATE	REGISTER	ADDRESS
1	INST_1	---	---
2	INST_2	MIC_1.1	---
3	INST_3	MIC_2.1, MEP_2	MIC_1.1
4	---	MIC_2.2	MIC_2.1
5	---	MIC_2.3	MIC_2.2
6	---	MIC_2.4	MIC_2.3
7	---	MIC_2.5	MIC_2.4
8	---	MIC_3.1	MIC_2.5
9	---	---	MIC_3.1

FIG. 5